Merge requests · source / CCSDS Software

Minor Improvements

!62 · created Sep 13, 2023 by Jakob Meier
- MERGED
- 0
updated Sep 13, 2023
Tc Request Command

!61 · created Sep 10, 2023 by Jakob Meier
- MERGED
- 0
updated Sep 10, 2023
Transmit TM Command

!60 · created Sep 08, 2023 by Jakob Meier
- MERGED
- 0
updated Sep 08, 2023
VC Test Commands

!59 · created Sep 07, 2023 by Jakob Meier
- MERGED
- 0
updated Sep 07, 2023
IPC Message

!58 · created Sep 07, 2023 by Jakob Meier
- MERGED
- 0
updated Sep 07, 2023
PTME Write Yield CPU

!57 · created Sep 01, 2023 by Jakob Meier
- MERGED
- 0
updated Sep 01, 2023
Compile Errors Fixed

!56 · created Sep 01, 2023 by Jakob Meier
- MERGED
- 0
updated Sep 01, 2023
Improvements and basic eMMC Handler

!55 · created Sep 01, 2023 by Jakob Meier
- MERGED
- 0
updated Sep 01, 2023
Rebuild 2i Project

!53 · created Jul 05, 2023 by Jakob Meier
- MERGED
- 0
updated Jul 05, 2023
Invalid mss files

!52 · created Jul 02, 2023 by Jakob Meier
- MERGED
- 0
updated Jul 02, 2023
AXI PTME IP Core Wrapper

!51 · created Jun 26, 2023 by Jakob Meier
- MERGED
- 0
updated Jun 26, 2023
fpga submodule update

!50 · created Jun 08, 2023 by Jakob Meier
- MERGED
- 0
updated Jun 08, 2023
PTME Register Interface

!49 · created Jun 08, 2023 by Jakob Meier
- MERGED
- 0
updated Jun 08, 2023
Readme Update

!48 · created May 23, 2023 by Jakob Meier
- MERGED
- Approved
- 0
updated May 23, 2023
Update Vitis to 2022.2

!47 · created May 23, 2023 by Jakob Meier
- MERGED
- Approved
- 0
updated May 23, 2023
moved zynq lib

!46 · created May 15, 2023 by Jakob Meier
- MERGED
- 0
updated May 15, 2023
FPGA submodule update

!45 · created May 11, 2023 by Jakob Meier
- MERGED
- 0
updated May 11, 2023
PDEC Update

!44 · created May 09, 2023 by Jakob Meier
- MERGED
- 0
updated May 09, 2023
Improved Bitstream Loading

!43 · created Apr 06, 2023 by Jakob Meier
- MERGED
- Approved
- 0
updated Apr 06, 2023
Added Zynq 7000 Lib

!42 · created Apr 06, 2023 by Jakob Meier
- MERGED
- Approved
- 0
updated Apr 06, 2023