Skip to content
GitLab
Menu
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
Menu
Open sidebar
source
CCSDS Software
Merge requests
Open
1
Merged
45
Closed
2
All
48
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
Created date
Draft: Add BCH
!28
· created
Oct 11, 2022
by
David Sawatzke
CLOSED
1
updated
Jan 02, 2023
Implemented housekeeping packet
!27
· created
Sep 11, 2022
by
Daniel Friedrich
MERGED
Approved
0
updated
Sep 11, 2022
Merge bugfixes from master to hk-packet branch
!26
· created
Sep 10, 2022
by
Daniel Friedrich
friedrich/hk-packet
MERGED
Approved
0
updated
Sep 10, 2022
Split Vitis Project Generation
!25
· created
Sep 10, 2022
by
Jakob Meier
MERGED
0
updated
Sep 10, 2022
Bugfix in OBC response length parsing
!24
· created
Sep 07, 2022
by
Jakob Meier
MERGED
0
updated
Sep 07, 2022
TE0720-03-2IFC3 Support
!23
· created
Sep 06, 2022
by
Jakob Meier
MERGED
0
updated
Sep 06, 2022
Merge bugfixes from master branch
!22
· created
Sep 05, 2022
by
Daniel Friedrich
friedrich/hk-packet
MERGED
0
updated
Sep 05, 2022
Bugfixes PDEC Handler
!21
· created
Sep 01, 2022
by
Jakob Meier
MERGED
0
updated
Sep 01, 2022
Different Baudrates for Arduino and OBC
!20
· created
Aug 16, 2022
by
Jakob Meier
MERGED
0
updated
Aug 16, 2022
Increase amount of data that can be received (Ringbuffer)
!19
· created
Aug 04, 2022
by
Daniel Friedrich
MERGED
Approved
0
updated
Aug 16, 2022
Add update cache on disk
!18
· created
Jul 05, 2022
by
David Sawatzke
MERGED
Approved
2
updated
Nov 22, 2022
Add note about the Welcome window to README
!17
· created
May 24, 2022
by
David Sawatzke
MERGED
Approved
0
updated
Jul 06, 2022
fpga design update
!16
· created
Apr 16, 2022
by
Jakob Meier
MERGED
Approved
0
updated
Apr 16, 2022
fpga submodule update
!15
· created
Mar 19, 2022
by
Jakob Meier
MERGED
0
updated
Mar 19, 2022
release and debug build configuration
!14
· created
Mar 18, 2022
by
Jakob Meier
MERGED
0
updated
Mar 18, 2022
readme update
!13
· created
Mar 18, 2022
by
Jakob Meier
MERGED
Approved
0
updated
Mar 18, 2022
rs485 baudrate 1 mbit
!12
· created
Mar 15, 2022
by
Jakob Meier
MERGED
0
updated
Mar 15, 2022
Add "Set project" step to "Remote programming with Vitis" in README
!11
· created
Mar 04, 2022
by
Aaron Hilbig
MERGED
Approved
0
updated
Mar 04, 2022
Implement Bus Timer and Protocol Extension
!10
· created
Mar 04, 2022
by
Aaron Hilbig
MERGED
Approved
0
updated
Mar 04, 2022
Fix typo in Linux installation
!9
· created
Mar 03, 2022
by
Aaron Hilbig
MERGED
Approved
0
updated
Mar 03, 2022
Prev
1
2
3
Next